Loading...
Images of Shohei Ikehara
(0 from 0 )Network Profiles
bigdata/x082 at master · jjhageman/bigdata · GitHub
github.com
Coursera - Web Intelligence and Big Data. Contribute to jjhageman/bigdata development by creating an account on GitHub.
Author: Shohei Ikehara | Interaction Design Foundation (IxDF)
www.interaction-design.org
Shohei Ikehara: Publications, bio, bibliography, etc
Web-Intelligence---Big-Data---HW/x082 at master ·...
github.com
Exercies of course Web Intelligence & Big Data. Contribute to jbaquerot/Web-Intelligence---Big-Data---HW development by creating an account on GitHub.
Business Profiles
patentbuddy: Shohei Ikehara
FUJITSU LIMITED, Yokohama, JP
Property
EP A1 - Abtrennung von elektrischen Schaltungskarten von...
patents.google.com
, EP A1, EP A1, EP-A , EP A1, EP A1, EP , EP Inventores, Shohei Ikehara.
Books & Literature
SCEAS
sceas.csd.auth.gr
Koichi Yamashita, Shohei Ikehara A Design and Yield Evaluation Technique for Wafer-Scale Memory. [Citation Graph (0, 0)][DBLP] IEEE Computer, 1992, v:25, ...
Related Documents
Koichi Yamashita - researchr alias
researchr.org
A study of network logic for wafer-scale parallel-access memory and a yield analysisKoichi Yamashita, Shohei Ikehara. scjapan, 26(2):1-9, [doi] ...
Circuit module redundancy architecture process - Monolithic System...
www.freepatentsonline.com
· Circuit module redundancy architecture process . United States Patent Yamashita, Koichi and Shohei Ikehara, ...
A study of network logic for wafer-scale parallel-access memory and a...
pdfslide.us
Systems and Computers in Japan, Vol. 26, No. 2, Translated from Denshi Joho Gakkai Ronbunshi, Vol. J77-D-I, No. 2, February 1994, pp A Study of...
Resynchronization circuit for circuit module architecture -...
www.freepatentsonline.com
A memory system having several memory devices coupled to a memory controller through an I/O bus, each memory device including multiple memory modules coupled...
Scientific Publications
dblp: IEEE Computer, Volume 25, 1992
dblp.uni-trier.de
Bibliographic content of IEEE Computer, Volume 25, 1992
dblp: Systems and Computers in Japan, Volume 26
dblp.uni-trier.de
Bibliographic content of Systems and Computers in Japan, Volume 26
dblp: BibTeX records: Shohei Ikehara
dblp.dagstuhl.de
List of computer science publications by BibTeX records: Shohei Ikehara
Miscellaneous
EP A1 - Séparation de cartes de circuit électriques d'unités...
patents.google.com
Inventors, Shohei Ikehara. Applicant, Fujitsu Limited. Export Citation, BiBTeX, EndNote, RefMan. Patent Citations (4), Referenced by (12), Classifications (11), ...
US A - Resynchronization circuit for circuit module...
patents.google.com
A memory system having several memory devices coupled to a memory controller through an I/O bus, each memory device including multiple memory modules...
EP B1 - Disengaging electrical circuit boards from power-supply...
patents.google.com
, EP B1, EP B1, EP-B , EP B1, EP B1, EP , EP Opfindere, Shohei Ikehara.
! Aware: Useful Tech & Info: Memory blocks (Sometimes called "Byte...
www.rocketaware.com
Associative memory, in contrast, ... A Design and Yield Evaluation Technique for Wafer-Scale Memory ( Koichi Yamashita, Shohei Ikehara ; IEEE Computer Magazine …
IEEE Computer, Volume 25, 1992
vldbarc.org
Koichi Yamashita, Shohei Ikehara: A Design and Yield Evaluation Technique for Wafer-Scale Memory CiteSeerX · Google scholar · pubzone.org · BibTeX ...
Computer
ftp.math.utah.edu
Koichi Yamashita and Shohei Ikehara A Design and Yield Evaluation Technique for Wafer-Scale Memory I. H. Donner Computer Law: ...
EP B1 - Wafer scale memory having improved multi-bit accessing...
patents.google.com
, EP B1, EP B1, EP-B , EP B1, EP B1, EP , EP Inventors, Shohei Ikehara.
US A - Circuit module redundancy architecture process...
patents.google.com
, Yamashita, Koichi and Shohei Ikehara, "A Design and Yield Evaluation Technique for Wafer-Scale Memory," IEEE Trans Jnl, Apr , pp
Systems and Computers in Japan | download - BookSC.orgbooksc.org › journal
booksc.org
A study of network logic for wafer-scale parallel-access memory and a yield analysis · Koichi Yamashita, Shohei Ikehara. Journal: Systems and Computers in ...
journals/computer/Srihari95:::Rohini K. Srihari:::Automatic Indexing ...
sites.radford.edu
... Tsai::Yutaka Usuda:::Software Engineering: Problems and Perspectives. journals/computer/YamashitaI92:::Koichi Yamashita::Shohei Ikehara:::A Design and ...
Related search requests for Shohei Ikehara
|
People Forename "Shohei" (485) Name "Ikehara" (149) |
sorted by relevance / date